


Fig. 1A



100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200




Fig. 1D




Fig. 1E




Fig. 1F

Fig. 160




Fig. 160

Fig. 162





Fig. 162

Fig.

Fig.

Fig. 2



300



START

BEGIN AN EQUALIZATION PHASE IN A FIRST AMPLIFIER STAGE ~ 302

BEGIN AN EQUALIZATION PHASE IN A SECOND AMPLIFIER STAGE
ABOUT ONE GATE DELAY AFTER BEGINNING THE EQUALIZATION ~ 304
PHASE IN THE FIRST AMPLIFIER STAGE

EVALUATE THE DIFFERENTIAL SIGNAL IN THE FIRST AMPLIFIER
OUTPUT STAGE TO FORM A FIRST STAGE OUTPUT DIFFERENTIAL
SIGNAL AFTER COMPLETING THE EQUALIZATION PHASE IN THE
FIRST AMPLIFIER STAGE ~ 306

EVALUATE THE FIRST STAGE OUTPUT DIFFERENTIAL SIGNAL IN
THE SECOND AMPLIFIER STAGE AFTER COMPLETING THE EQUALIZATION
PHASE IN THE SECOND AMPLIFIER STAGE ~ 308

STOP

Fig. 3




Fig. 4

Fig. 5

